VHDL projects done in Xilinx ISE Design Suite during Digital and Embedded Systems course (Układy Cyfrowe i Systemy Wbudowane 1) at the university.