Write through LRU 4 Way Set Associative Cache simulation. The objective is to measure the miss rate of this kind of cache.