perl>> AX309-RTC-UART-VHDL>> 返回
项目作者： Hamid-R-Tanhaei

项目描述 ：
ALINX-AX309-RTC-UART-VHDL-FPGA-Xilinx-Spartan6
高级语言： VHDL
项目地址: git://github.com/Hamid-R-Tanhaei/AX309-RTC-UART-VHDL.git
创建时间： 2020-05-30T22:54:17Z
项目社区：https://github.com/Hamid-R-Tanhaei/AX309-RTC-UART-VHDL
开源协议：
下载


ALINX-AX309-RTC-UART-VHDL

overal design
This simple project has been implemented on an evaluation board (ALINX AX309) based on SPARTAN-6 Xilinx FPGA. The RTC (Real Time Clock) chip (DS1302) mounted on the board is used to get the current time. The time data in (HH:MM:SS) format is read out of RTC chip and is shown on 6-digit 7-segments on the board. Moreover, the time is sent in UART protocol to the on-board chip (CP2102) which implements a virtual serial port through USB port. A serial port utility (like putty or Termite) on PC can be used to show the time on PC.

The VHDL code consists of three modules to handle RTC (VHDL_code), 7-segments (VHDL_code), and UART (VHDL_code). These components are unified to the top design module (VHDL_code).

Author:

Hamid Reza Tanhaei