FPGA/ASIC>> 8-bit-ALU-in-verilog>> 返回
项目作者： SravanChittupalli

项目描述 ：
8-bit ALU in Verilog.
高级语言： HTML
项目地址: git://github.com/SravanChittupalli/8-bit-ALU-in-verilog.git
创建时间： 2020-10-28T08:55:37Z
项目社区：https://github.com/SravanChittupalli/8-bit-ALU-in-verilog
开源协议：
下载


8-bit-ALU-in-Verilog

ALU veilog file
Testbench file

Introduction

ALU performs arithmetic and logic operations. It is also one of the most fundamental units of many computing circuits, including the central processing unit (CPU) of computers, and the graphic processing unit (GPU) of video cards.

In this repo you can find independent modules that can perform 8-bit arithmetic operations like ADDITION, SUBTRACTION and logic operations like AND, OR, XOR. In the end all combine to form an ALU.



Inputs of an ALU are primarily the operands which are the data to be operated on. In addition, an ALU has opcodes (operation codes) as inputs to control the type of operation the ALU shall perform.

Pin description



Opcodes



Internal View Of ALU

PDF File



Output

Output generated using testbench



Output generated using waveform file