注册
登录
Xedge
>>
csp-hls
>>
返回
项目作者:
ucb-hls
项目描述 :
高级语言:
Verilog
项目主页:
项目地址:
git://github.com/ucb-hls/csp-hls.git
创建时间:
2017-11-02T21:25:23Z
项目社区:
https://github.com/ucb-hls/csp-hls
开源协议:
下载
CS294-141 ‘go2fpga’ Project
Fall 2017
Qijing Huang, Tan Nguyen, Arya Reais-Parsi
Pointers to documents
Final report
Initial proposal
Our llgo README is in the
llgo
submodule
Our llvm-cbe README is in the
llvm-cbe
submodule
Hardware scripts README