This repository provides characterization data collected over 96 DDR3 SO-DIMMs, related to the following paper: Lee et al., "Design-Induced Latency Variation in Modern DRAM Chips: Characterization, Analysis, and Latency Reduction Mechanisms", SIGMETRICS 2017. https://people.inf.ethz.ch/omutlu/pub/DIVA-low-latency-DRAM_sigmetrics17-paper.pdf
This repository provides characterization data collected over 96 DDR3 SO-DIMMs, related to the following papers.
Lee et al., “Design-Induced Latency Variation in Modern DRAM Chips: Characterization, Analysis, and Latency Reduction Mechanisms
“, SIGMETRICS 2017
Lee et al., “Understanding and Exploiting Design-Induced Latency Variation in Modern DRAM Chips“, arXiv:1610.09604