A pipelined RISC processor core based on the DLX architecture, plus an additional branch prediction unit and forwarding.