SuperTrans, Superscalar Transactional memory simulator, is a multicore, cycle-accurate and multiple issue simulator built on top of the SuperESCalar (SESC) framework that is capable of simulating three of the most common dimensions of hardware transactional memory (Eager/Eager, Eager/Lazy, Lazy/Lazy).