This project was for a course at TU/e called System Validation. The goal was to create an architecture with parallel components and use formal model checking to evaluate the model. The use case is a simplified EUV wafer stepper from ASML.