My technical blog: ramblings of a digital chip designer on Python, SystemVerilog and all that jazz...