项目作者: nelsoncsc

项目描述 :
Reusable image processing modules in SystemVerilog
高级语言: SystemVerilog
项目地址: git://github.com/nelsoncsc/sv_image.git
创建时间: 2016-08-22T01:29:03Z
项目社区:https://github.com/nelsoncsc/sv_image

开源协议:MIT License

下载


Copyright © sistenix.com 2016

Authors: Nelson Campos (nelson@sistenix.com) and Elmar Melcher (elmar.melcher@gmail.com)

You can use, modify and redistribute this codes but please credit the authors.

sv_image

-Reusable image processing modules in SystemVerilog